A Chip MultiProcessor Accelerator for Video Decoding
نویسندگان
چکیده
In this paper we propose architectural enhancements to specialize the Cell SPU for video decoding. Through thorough analysis of the H.264 video decoding kernels we identify the execution bottlenecks among which are matrix transposition, scalar operations, and lack of saturating arithmetic. Based on these bottlenecks we propose ISA extensions that speed up the execution. The speedup achieved on the IDCT8, IDCT4, and deblocking filter kernel are between 1.69 and 2.01.
منابع مشابه
Exploiting Coarse-Grain Parallelism in the MPEG-2 Algorithm
As the demand for multimedia applications increases, the performance of algorithms such as MPEG-2 video compression on general-purpose microprocessors is becoming more important. In this paper, we propose a number of coarse-grained parallel implementations of MPEG-2 decoding and encoding. We evaluate the performance of these implementations on a single-chip multiprocessor, and compare the perfo...
متن کاملPerformance and Energy Consumption Characterization and Modeling of Video Decoding on Multi-core Heterogenous SoC and their Applications
To meet the increasing complexity of mobile multimedia applications, the System on Chip (SoC) equipping modern mobile devices integrate powerful heterogeneous processing elements among which General Purpose Processors (GPP), Digital Signal Processors (DSP), hardware accelerator are the most common ones. Due to the ever-growing gap between battery lifetime and hardware/software complexity in add...
متن کاملMulti MicroBlaze System for Parallel Computing
Embedded systems need more computational power to satisfy today’s applications’ needs, like audio/video encoding/decoding, image processing, etc. An option for increasing the computational power of a system is to include various microprocessors and make them work in parallel. This paper presents a study of the viability of making a multiprocessor system on a chip (MPSoC) using the MicroBlaze so...
متن کاملMAVD: MPEG-2 Audio Video Decode system on MDSPTM
We have implemented a so/bvare on(v MPEG-2 Azidio Video Decode (MAVD) system on the Cradle MDSP" architectlire arid we highlight the siritobilip of MDSP"' architectrire to e.rpluit the data, algorithinic, and pipeline parallelization q/fered hv Video processing algoritlnw like the MPEG2 Video ./or real-time perJiirniance and efficient partitioning a / Systeiir. Audio and Video Proces.sing 017 a...
متن کاملOn Resource Estimation of MPEG - 4 Video Decoding for A Multiprocessor Architecture
— This paper addresses an efficient implementation of new emerging video algorithms like the coding of arbitrarily shaped video objects in the new MPEG-4 standard. This type of advanced multimedia applications pose challenging requirements on embedded systems design with respect to decomposition and scalability, in order to meet real-time constraints. We study the design of networks-on-chip (No...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008